

October 1987 Revised January 1999

### MM74C14 Hex Schmitt Trigger

### **General Description**

The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The positive and negative going threshold voltages  $V_{T+}$  and  $V_{T-}$ , show low variation with respect to temperature (typ.  $0.0005\text{V}/^\circ\text{C}$  at  $V_{\text{CC}}=10\text{V})$ , and hysteresis,  $V_{T+}-V_{T-} \geq 0.2~V_{\text{CC}}$  is guaranteed.

All inputs are protected from damage due to static discharge by diode clamps to  $\rm V_{CC}$  and GND.

### **Features**

■ Wide supply voltage range: 3.0V to 15V
■ High noise immunity: 0.70 V<sub>CC</sub> (typ.)

■ Low power: TTL compatibility: 0.4 V<sub>CC</sub> (typ.) 0.2 V<sub>CC</sub> guaranteed

■ Hysteresis: 0.4 V<sub>CC</sub> (typ.): 0.2 V<sub>CC</sub> guaranteed


### **Ordering Code:**

Order Number	Package Number	Package Description
MM74C14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74C14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Connection Diagram**

## Pin Assignments for DIP and SOIC



### **Absolute Maximum Ratings**(Note 1)

Voltage at Any Pin -0.3Vto V<sub>CC</sub> + 0.3V Operating Temperature Range -40°C to +85°C -65°C to +150°C Storage Temperature Range

Power Dissipation

Dual-In-Line 700 mW Small Outline 500mW Operating  $V_{\rm CC}$  Range 3.0V to 15V

Absolute Maximum  $V_{\rm CC}$ 18V Lead Temperature (Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

### **DC Electrical Characteristics**

Min/Max limits apply across the guaranteed temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO C	MOS	•	•			1
$V_{T+}$	Positive Going Threshold Voltage	V <sub>CC</sub> = 5V	3.0	3.6	4.3	V
		V <sub>CC</sub> = 10V	6.0	6.8	8.6	V
		V <sub>CC</sub> = 15V	9.0	10.0	12.9	V
$V_{T-}$	Negative Going Threshold Voltage	$V_{CC} = 5V$	0.7	1.4	2.0	V
		V <sub>CC</sub> = 10V	1.4	3.2	4.0	V
		V <sub>CC</sub> = 15V	2.1	5.0	6.0	V
$V_{T+}-V_{T-}$	Hysteresis	$V_{CC} = 5V$	1.0	2.2	3.6	V
		V <sub>CC</sub> = 10V	2.0	3.6	7.2	V
		V <sub>CC</sub> = 15V	3.0	5.0	10.8	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \mu A$	9.0			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \mu A$			1.0	V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1.0	-0.005		μΑ
Icc	Supply Current	$V_{CC} = 15V, V_{IN} = 0V/15V$		0.05	15	μΑ
		V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2.5V (Note 2)		20		μΑ
		V <sub>CC</sub> = 10V, V <sub>IN</sub> = 5V (Note 2)		200		μΑ
		V <sub>CC</sub> = 15V, V <sub>IN</sub> = 7.5V (Note 2)		600		μΑ
CMOS/LPTT	LINTERFACE	•	•			
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5V$	4.3			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>CC</sub> = 5V			0.7	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	74C, $V_{CC} = 4.75V$ , $I_{O} = -360 \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	74C, $V_{CC} = 4.75V$ , $I_{O} = 360 \mu A$			0.4	V
OUTPUT DR	IVE (see Family Characteristics Data	Sheet) T <sub>A</sub> = 25°C (Short Circuit Current	:)			•
I <sub>SOURCE</sub>	Output Source Current	$V_{CC} = 5V$ , $V_{OLIT} = 0V$	-1.75	-3.3		mA
	(P-Channel)					
I <sub>SOURCE</sub>	Output Source Current	V <sub>CC</sub> = 10V, V <sub>OLIT</sub> = 0V	-8.0	-15		mA
	(P-Channel)					
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5V$ , $V_{OUT} = V_{CC}$	1.75	3.6		mA
	(N-Channel)					
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V$ , $V_{OUT} = V_{CC}$	8.0	16		mA
JINN	(N-Channel)	307 007	1			

Note 2: Only one of the six inputs is at  $\frac{1}{2}$  V<sub>CC</sub>; the others are either at V<sub>CC</sub> or GND.

# AC Electrical Characteristics (Note 3) $T_A = 25$ °C, $C_L = 50$ pF, unless otherwise specified


7 2 1									
Symbol	Parameter	Conditions	Min	Тур	Max	Units			
t <sub>PD0</sub>	Propagation Delay from Input	V <sub>CC</sub> = 5V		220	400	n			
t <sub>PD1</sub>	to Output	V <sub>CC</sub> = 10V		80	200	ns			
C <sub>IN</sub>	Input Capacitance	Any Input (Note 4)		5.0		pF			
C <sub>PD</sub>	Power Dissipation Capacitance	Per Gate (Note 5)		20		pF			


Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: Capacitance is guaranteed by periodic testing.

Note 5: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note—

### **Typical Applications**






$$t_1 \approx RC \ \ell \ n \frac{V_{T+}}{V_T}$$


$$t_1 \approx RC \ell n \frac{V_{CC} - V_{T-1}}{V_{CC} - V_{T-1}}$$


$$f \approx \frac{1}{RC \ \ell \ n \frac{V_{T+} \ (V_{CC} - V_{T-})}{V_{T-} \ (V_{CC} - V_{T+})}} \approx \frac{1}{1.7 \ RC}$$

Note: The equations assume  $t_1+t_2\!\gg\!t_{pd0}+\!t_{pd1}$ 




# Typical Performance Characteristics Typical Transfer Characteristics $V_{CC} = 15V$ $V_{T-}$ $V_{T-}$





Note: For more information on output drive characteristics, power dissipation, and propagation delays, see AN-90.

# 



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Package Number M14A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350±0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320(7.620 - 8.128) 0.065 0.145 - 0.200 0.060 (1.524) 4° TYP Optional (1.651) (3.683 - 5.080)95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 $\overline{(3.175 - 3.810)}$ $\overline{(1.905 \pm 0.381)}$ 0.014-0.023 TYP (7.112)-MIN $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ $0.325 ^{\,+\,0.040}_{\,-\,0.015}$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N14A (REV.F)

www.fairchildsemi.com